FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-21-2006, 01:35 PM
mohan
Guest
 
Posts: n/a
Default XILINX : IBIS model creation

Hi, I am using xilinx ISE 8.1 webpack version.In my design i have used spartan2,xc2s200 fg256 family of FPGA.After routing is complete,i generate the IBIS model for FPGA.But the model doesn't show all the pins of FPGA,though all the pins are locked. Can anybody suggest me,why this is happening?IS anybody from XILINX core team suggest me solution?
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx FPGA - Behaviorial Model Transferred Instead of Place-and-routed Model Chloe FPGA 4 12-07-2005 07:15 AM
wireload model./custom wl creation [email protected] FPGA 1 02-16-2005 03:49 AM
wireload model./custom wl creation [email protected] Verilog 1 02-16-2005 03:49 AM
xilinx ace ibis Eyal Shachrai FPGA 0 09-11-2003 07:24 AM


All times are GMT +1. The time now is 04:06 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved