FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-14-2004, 02:14 PM
Posts: n/a
Default Xilinx Decoder Position Open In Metro D.C.

We have a position open for an FPGA designer familiar with Xilinx ISE, V2Pro,
Matlab, Digital Communications, and Decoders. We are about to start a major
development that requires convolutional, block, and turbo decoders along with
framing, derandomization, and bit filtering functions. The design will be
very complex and challenging. The candidate must be familiar with generating
coded test files and measuring the resulting BER to validate their decoder

The ideal candidate is someone who has already implemented these functions in
a previous product or specializes as a consultant. The job can be about 6
month contract or a permanent hire based on mutual interest. Either way,
expenses and/or relocation costs would be covered. (Potentially, the
candidate could work remotely with heavy supervision.)

The job may start as soon as February.

U.S. Citizen preferred.

Please send credentials to me and I will provide further detail to qualified

----- Posted via NewsOne.Net: Free (anonymous) Usenet News via the Web -----
http://newsone.net/ -- Free reading and anonymous posting to 60,000+ groups
NewsOne.Net prohibits users from posting spam. If this or other posts
made through NewsOne.Net violate posting guidelines, email [email protected]
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
How to get first bit '0' position in certain register? Newhand FPGA 1 12-25-2003 11:45 PM

All times are GMT +1. The time now is 07:21 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved