FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-01-2009, 04:49 PM
fl
Guest
 
Posts: n/a
Default Xilinx DDS cannot pass simulation in Simulink


Hi,
I am trying simulating xapp1113 in Matlab simulink. The following
message appears. I don't know how to solve it. Anyone can shed some
light on it? Thanks a lot.

HDL compilation failed.
ERROR:HDLParsers:3281 -
"C:/DOCUME~1/WNS/LOCALS~1/Temp/xlisim4a23e7da/
xlisim_xldds_compilerv11.vhd"
Line 70. behavioral is not an architecture body for
dds_compiler_v2_0 in
library XilinxCoreLib.


Error occurred during "Simulation Initialization".


Reply With Quote
  #2 (permalink)  
Old 06-12-2009, 02:33 AM
cwoodring
Guest
 
Posts: n/a
Default Re: Xilinx DDS cannot pass simulation in Simulink

Are you sure you have the correct version of the XilinxCoreLib for the
version of System Gen. you are using?

CTW

"fl" <[email protected]> wrote in message
news:[email protected]m...
>
> Hi,
> I am trying simulating xapp1113 in Matlab simulink. The following
> message appears. I don't know how to solve it. Anyone can shed some
> light on it? Thanks a lot.
>
> HDL compilation failed.
> ERROR:HDLParsers:3281 -
> "C:/DOCUME~1/WNS/LOCALS~1/Temp/xlisim4a23e7da/
> xlisim_xldds_compilerv11.vhd"
> Line 70. behavioral is not an architecture body for
> dds_compiler_v2_0 in
> library XilinxCoreLib.
>
>
> Error occurred during "Simulation Initialization".
>
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
simulation using simulink for c6000 c1910 DSP 0 11-08-2007 10:57 AM
simulation using simulink for c6000 c1910 DSP 0 11-08-2007 10:49 AM
Xilinx System generator vs Simulink HDL Coder [email protected] FPGA 2 07-19-2007 02:20 AM
Simulink Co-simulation,parallel-door or platform cable USB [email protected] FPGA 2 10-11-2006 05:12 PM
Matlab/Simulink - System Generator HDL Co-Simulation Mukesh FPGA 1 08-04-2004 09:14 PM


All times are GMT +1. The time now is 03:59 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved