FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-12-2006, 07:42 AM
Posts: n/a
Default xilinx board xupv2p xc2v30 software dev. doubt

I use the XUPV2P dev. board which contains XC2V30 chip. It contains
flash memory interface (ACE controller) and DDR Memory interface. I
thought of using the Flash as my boot loader to copy the image
(application) from PC and put it in RAM and execute from it. I'm using
my own controllers & processor.

Now since I 've some area unfilled, I feel, to synthesize ROM in that
and put the boot loader, which on reset, recieves the data from PC
(serial) and just put it in RAM and execute from the RAM.

or Is it better to program the flash offline, the image, copy them to
RAM on reset and execute from there. I feel running from FLASH is too
slow, as I can access only ACE controller, not the FLASH directly and
only 16x16 bits data buffer is there in ace controller, which makes
fetching the data from it takes more time.

Please comment anyother ways if anyone used xilinx flash card / ace
controller / DDR memory in the board. My image can be of 128Mb.


Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
XUPV2P Paul Lee FPGA 1 04-04-2006 06:57 PM
ac97 codec on xupv2p Eric FPGA 0 03-06-2006 09:21 PM
DDR speed of the XUPV2P Board from Digilent Benjamin Menküc FPGA 12 05-16-2005 04:08 PM
New Altera Software Dev Board with VGA full color? Robert FPGA 0 05-04-2005 04:53 PM
Free JTAG board test software? Richard Tierney FPGA 0 01-04-2005 04:29 PM

All times are GMT +1. The time now is 03:53 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved