FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-18-2006, 12:13 PM
Posts: n/a
Default Xilinx 8.1i: Testbench waveform from VHDL netlist does not work ??

In ISE 8.1i creating a Testbench waveform does not work for a Schematic
TOP Level project with VHDL set as the language for HDL Functional
Language Model (Verilog is the default, in 8.1i the Simulation
generated language option was removed from the project properties)

Testbench waveform works for Verilog netlist and it works in 7.1i for
VHDL too. I tried 8.1i SP1 but it did not help.

Does anyone have the same problem?


Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
How to import a netlist in VHDL [email protected] FPGA 1 07-31-2005 08:00 AM
Converting synthesized VHDL/Verilog to spice netlist Noohul Ali Verilog 2 04-28-2005 01:25 PM
vhdl netlist synthesized kubik FPGA 1 03-13-2005 03:33 PM
How Bidirectional (AHDL) or INOUT (VHDL) are displayed in the Waveform Simulation? Drew FPGA 3 07-20-2004 01:54 AM
VHDL / Verilog circuits work in 1-V still correct? Boki FPGA 3 04-29-2004 07:03 PM

All times are GMT +1. The time now is 03:23 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved