FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-07-2003, 09:47 AM
Barth?l?my von Haller
Guest
 
Posts: n/a
Default xhwif for admxrc2 board (alpha data)

(below french version)

Hello all,

I'd like to ask you if anyone used JBits and XHWIF with admxrc2
boards. I'm trying to do this but I don't want to spend time if anyone
did already this.

Is anyone who managed to port the XHWIF (and JBits) to an admxrc2
board?

Thanks very much for your help

Barthélémy von Haller

PS : if you have an example of porting a board to xhwif could you send
me the sources ?


**** french version ****

Bonjour tout le monde,

J'aimerais utiliser JBits et XHWIF avec la carte admxrc2 de alpha
data. Malheureusement je n'ai pas trouver qqn qui aurait déjà porté
xhwif sur cette carte et je suis donc obligé de m'y atteler. Avant de
m'y mettre et de passer beaucoup de temps là-dessus, j'aurais aimé
savoir si qqn a édjà fait ce portage et si cette personne serait prête
à partager son travail !

D'avance un grand merc

Barthélémy von Haller

PS : même si vous n'avez pas porté xhwif sur admxrc2, mais sur une
autre carte, je suis intéressé par les sources qui je l'espère me
donneront de l'inspiration !
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
VPI: Manipulating data personel Verilog 0 10-11-2008 07:55 AM
formatted data leaf Verilog 3 02-07-2006 01:54 AM


All times are GMT +1. The time now is 08:09 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved