FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-29-2006, 10:50 AM
Guest
 
Posts: n/a
Default XC9572 Readback

Hi!

I am facing a problem regarding Xilinx CPLD Readback. One of our
engineers left the country who designed the system back in 2000 and is
out of touch now. I have no idea where are the original design files
and the JEDEC files.

However I do have two or 3 boards which have the working CPLD with the
code I need. I have no experience with a readback feature. Can anyone
help in this regard? I have a Xilinx PC4 cable and the ISE software.
Can I use it to readback the Jedec file from the CPLD? I have read in
the data sheet of XC9572 that it has data protection features. What
will I get if the device is protected?

Need your expert opinion.

Shabana

Reply With Quote
  #2 (permalink)  
Old 05-29-2006, 11:36 AM
Falk Brunner
Guest
 
Posts: n/a
Default Re: XC9572 Readback

[email protected] schrieb:
> Hi!
>
> I am facing a problem regarding Xilinx CPLD Readback. One of our
> engineers left the country who designed the system back in 2000 and is
> out of touch now. I have no idea where are the original design files
> and the JEDEC files.
>
> However I do have two or 3 boards which have the working CPLD with the
> code I need. I have no experience with a readback feature. Can anyone
> help in this regard? I have a Xilinx PC4 cable and the ISE software.
> Can I use it to readback the Jedec file from the CPLD? I have read in


Yes, if it is not read protected.

> the data sheet of XC9572 that it has data protection features. What
> will I get if the device is protected?


Rubbish or an error messeage. If the protection feature is set, you are
lost.

And guys, no discussion here on reverse engineering. For such a device,
its most probably ways faster and cheaper to redesign the CPLD (using
the other system documents etc.) than to reverse engineer the CPLD by
probing, etching etc.

Regards
Falk

P.S. Tststs, lost the source files AND the JEDEC. Not quite ISO 9000
compliant. SCNR.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
New XC9572 decoupling newbie question :-) :-) FPGA 4 02-28-2006 07:49 PM
XC9572 64 pin VQFP package papu FPGA 1 03-03-2005 07:52 PM
60Hz clock on XC9572 [email protected] FPGA 19 01-27-2005 04:26 PM
Clock loading in XC9572 CPLD Naimesh FPGA 3 11-06-2004 05:54 AM
Wierd problem with Xilinx XC9572 ID code Jon Elson FPGA 1 01-08-2004 12:35 AM


All times are GMT +1. The time now is 10:02 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved