FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-21-2006, 06:01 PM
vssumesh
Guest
 
Posts: n/a
Default Why Edge is required to read from Block RAM of V4

Hello all,
Why xilinx is using edges to read from block RAM. That wont be a
problem in most cases. But i am trying to implement the 16 port
read/wrte RAM by a method suggested in an earlier post. The RAM is
constructed with lot of individual RAM units. And in this there is a
need to write to a RAM with input data XOred with data from other RAMs.
But if we need an edge to read from the memory content this is not
possible. Other method is to use +ve edge for reading and negedge for
writng. But this is also not possible because there is one more read is
required in the same cycle. Any comments.
regards
Sumesh V S

Reply With Quote
  #2 (permalink)  
Old 04-21-2006, 06:59 PM
John_H
Guest
 
Posts: n/a
Default Re: Why Edge is required to read from Block RAM of V4

A 16 *port* RdWr memory requires the equivalent of about 256 BlockRAMs. You
sure about this?
Do you mean 16 entry?

"vssumesh" <[email protected]> wrote in message
news:[email protected] oups.com...
> Hello all,
> Why xilinx is using edges to read from block RAM. That wont be a
> problem in most cases. But i am trying to implement the 16 port
> read/wrte RAM by a method suggested in an earlier post. The RAM is
> constructed with lot of individual RAM units. And in this there is a
> need to write to a RAM with input data XOred with data from other RAMs.
> But if we need an edge to read from the memory content this is not
> possible. Other method is to use +ve edge for reading and negedge for
> writng. But this is also not possible because there is one more read is
> required in the same cycle. Any comments.
> regards
> Sumesh V S
>



Reply With Quote
  #3 (permalink)  
Old 04-22-2006, 05:49 AM
Peter Alfke
Guest
 
Posts: n/a
Default Re: Why Edge is required to read from Block RAM of V4

I do not understand your design, but take my word for it: Reading the
Xilinx BlockRAM content absolutely requires a clock edge. Nothing
happens in the address decoder without a clock edge. In many cases this
is a desirable feature, in some cases it is not desirable, but it is a
fact: You need a clock, not only for writing, but also for reading.
Peter Alfke, Xilinx Applications

Reply With Quote
  #4 (permalink)  
Old 04-24-2006, 06:14 AM
vssumesh
Guest
 
Posts: n/a
Default Re: Why Edge is required to read from Block RAM of V4

Hello John_H,
Thank you very much for your idea. It saved almost 20K LUTs.
Actually i want a circuit equivalent to 16 port RAM. But as you pointed
is not avilable in lx60. What i am thinking now is to time multiplex
the full operation. 8 port first then the next eight ports. This will
need only 64 RAMs. Thank you once again for your brilliant idea.
regards
Sumesh V S

Reply With Quote
  #5 (permalink)  
Old 04-24-2006, 06:15 AM
vssumesh
Guest
 
Posts: n/a
Default Re: Why Edge is required to read from Block RAM of V4

bad news...... will use multiplied clock for extra edge
requirement.....
regards
Sumesh

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Multiport memory design with block read write [email protected] Verilog 4 11-24-2008 08:53 PM
Syntax for Always with neg/pos edge AND logic level (i.e. no edge) benn Verilog 5 06-04-2008 05:36 PM
how do I skip the first pos/neg edge? [email protected] Verilog 1 08-29-2007 03:37 PM
How to change Read Only Constraint to Read-Write Isaac FPGA 3 07-10-2003 02:43 PM


All times are GMT +1. The time now is 09:39 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved