 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| FPGA comp.arch.fpga newsgroup (usenet) |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
11-16-2009, 01:42 PM
|
|||
|
|||
Re: who have a usb3.0 pipe3 wrapper for xilinx V5/V6 FPGA?
On Nov 16, 2:06*pm, water <[email protected]> wrote:
> who have a usb3.0 pipe3 wrapper for xilinx V5/V6 FPGA? oh no again the same topic! Antti 
|
|
11-17-2009, 04:22 AM
|
|||
|
|||
|
Re: who have a usb3.0 pipe3 wrapper for xilinx V5/V6 FPGA?
On 11月16日, 下午8时42分, Antti <[email protected]> wrote:
> On Nov 16, 2:06 pm, water <[email protected]> wrote: > > > who have a usb3.0 pipe3 wrapper for xilinx V5/V6 FPGA? > > oh no again the same topic! > > Antti Can you help me write a wrapper? I can pay $$$.
|
|
11-17-2009, 06:00 AM
|
|||
|
|||
|
Re: who have a usb3.0 pipe3 wrapper for xilinx V5/V6 FPGA?
On Mon, 16 Nov 2009 19:22:53 -0800 (PST), water <[email protected]>
wrote: >On 11??16??, ????8??42??, Antti <[email protected]> wrote: >> On Nov 16, 2:06 pm, water <[email protected]> wrote: >> >> > who have a usb3.0 pipe3 wrapper for xilinx V5/V6 FPGA? >> >> oh no again the same topic! >> >> Antti > >Can you help me write a wrapper? > >I can pay $$$. What if someone develops the wrapper and licenses to you? -- Muzaffer Kal DSPIA INC. ASIC/FPGA Design Services http://www.dspia.com
|
|
11-17-2009, 08:25 AM
|
|||
|
|||
|
Re: who have a usb3.0 pipe3 wrapper for xilinx V5/V6 FPGA?
On 11月17日, 下午1时00分, Muzaffer Kal <[email protected]> wrote:
> On Mon, 16 Nov 2009 19:22:53 -0800 (PST), water <[email protected]> > wrote: > > >On 11??16??, ????8??42??, Antti <[email protected]> wrote: > >> On Nov 16, 2:06 pm, water <[email protected]> wrote: > > >> > who have a usb3.0 pipe3 wrapper for xilinx V5/V6 FPGA? > > >> oh no again the same topic! > > >> Antti > > >Can you help me write a wrapper? > > >I can pay $$$. > > What if someone develops the wrapper and licenses to you? > -- > Muzaffer Kal > > DSPIA INC. > ASIC/FPGA Design Services > > http://www.dspia.com I can pay $$$.
|
|
| Bookmarks |
«
Having trouble with Xilinx timing constraints
|
Call for Papers: IAENG International Conference on Control andAutomation (ICCA 2010)
»
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| usb3.0 PHY wrapper for Xilinx V5/V6 device | water | FPGA | 12 | 09-03-2009 04:36 AM |
| Re: usb3.0 PHY wrapper for Xilinx V5/V6 device | [email protected] | FPGA | 0 | 09-02-2009 03:18 AM |
| Xilinx Virtex-4 Embedded Ethernet Wrapper IP Core - HELP with UCF | [email protected] | FPGA | 5 | 03-27-2007 11:19 PM |
| Re: AHB Wrapper | Tom Verbeure | Verilog | 0 | 07-23-2004 10:05 PM |
| AHB Wrapper | Sri | Verilog | 0 | 07-23-2004 01:53 PM |
All times are GMT +1. The time now is 10:15 PM.
