FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-15-2004, 09:44 PM
BANSAL DHAN RAJ
Guest
 
Posts: n/a
Default What is role of place & route tools in synthesis in vhdl.& HOW THE AREA & time constrain are specifiesd in XIlinx or modelsim software?

hi all
What is role of place & route tools in synthesis in vhdl.& HOW THE
AREA & time constrain are specifiesd in XIlinx or modelsim software?
Can LabVIEW be used for programming of ALTERA or XILINX boards or
LabVIEW7 is meant for configuring the FPGA h/w of NATIONAL INSTRUMENTS
only
-----BANSALdhan raj
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Synthesis-Place-Route benchmark for i386-32bit [email protected] Verilog 1 02-18-2008 07:45 AM
Xilinx Place and route of a Mixed VHDL-Verilog design kb33 Verilog 1 11-18-2005 03:39 AM
Xilinx Place and route of a Mixed VHDL-Verilog design kb33 Verilog 0 11-17-2005 11:25 PM
How do I judge the silicon area after place & route of ASIC design? Frank Verilog 3 11-08-2005 03:24 AM
Place & route question in Xilinx... Kelvin FPGA 3 07-07-2004 05:26 PM


All times are GMT +1. The time now is 02:59 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved