FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-27-2005, 02:49 PM
Benjamin Menküc
Guest
 
Posts: n/a
Default vsync on dvi

Hi,

I have built a dvi to lvds converter. However the picture still flickers
and is off by 1 pixel. I think I am having trouble with the vsync. Is
the vsync on the tmds line the same as on the analog port? Does anybody
know if the vsync just does one pulse per frame, I think so but I am not
sure...

In my EDID Data I find this:
V Active Lines 1024 <-this is okay
V Blank 42 <- what does this mean?
V Sync Offset 1 <- offset to what?
V Sync Width 3 <- I guess it means that my pulse is 3 lines?
V Image Size

Thanks,
Benjamin
Reply With Quote
  #2 (permalink)  
Old 06-27-2005, 04:58 PM
Benjamin Menküc
Guest
 
Posts: n/a
Default Re: vsync on dvi

Hi,

I figured out that my VSYNC is negativ polarity, although my EDID says
its positiv....
It know also that it's only one pulse per frame.

The other questions are still open.

regards,
Benjamin
Reply With Quote
  #3 (permalink)  
Old 06-27-2005, 07:01 PM
Andy Peters
Guest
 
Posts: n/a
Default Re: vsync on dvi

Benjamin Menküc wrote:
> Hi,
>
> I have built a dvi to lvds converter. However the picture still flickers
> and is off by 1 pixel. I think I am having trouble with the vsync. Is
> the vsync on the tmds line the same as on the analog port? Does anybody
> know if the vsync just does one pulse per frame, I think so but I am not
> sure...


VSync is one pulse per field, which is to say one pulse per frame in a
non-interlaced image.

> In my EDID Data I find this:
> V Active Lines 1024 <-this is okay


Should be obvious; you'll display 1024 active lines.

> V Blank 42 <- what does this mean?


Vblank means "how many lines are part of the vertical blanking time."

> V Sync Offset 1 <- offset to what?


This means, "The line, relative to the start of the vertical blanking
time, on which we assert the vertical sync pulse." This is always
confusing, depending on whether you consider the first line to be line
One or line Zero, but I suspect this means that your vertical sync
pulse begins at the start of the vertical blanking time.

> V Sync Width 3 <- I guess it means that my pulse is 3 lines?


This tells you the width of the vertical sync pulse, given in units of
lines. So, yes, this means that your VSYNC will be active for three
line times.

> V Image Size


This should be the total image size, which is the sum of the number of
active lines and the number of blanked lines.

-a

Reply With Quote
  #4 (permalink)  
Old 06-27-2005, 09:56 PM
Benjamin Menküc
Guest
 
Posts: n/a
Default Re: vsync on dvi


Hi Andy,

my vsync period would be 1066 then. So the vsync has no front-porch but
a lot back-porch, okay.

Maybe I will try to verify it with an oszilloscope some time.

Thanks for Your answer.

regards,
Benjamin
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to detect the edge of video synchronization signal (vsync and hsync)? Allen Verilog 4 10-23-2007 04:11 PM


All times are GMT +1. The time now is 11:38 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved