FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-19-2006, 02:05 AM
Venkat
Guest
 
Posts: n/a
Default Viterbi IP Core

Hello all,
I am in lookout for a Viterbi IP Core for my project aimed for
programming in Xilinx Virtex II Pro device. The major requirement is
the support of parallel inputs to the core. Considering the frequency
limitation of the FPGA, the number of inputs are made parallel for high
data rate applications and hence the Viterbi Core should be capable of
accepting parallel input data (atleast 8 parallel inputs) and decode.
The latency involved is not a problem and I expect the Viterbi Core to
run at atleast 125 Mhz. Any information on vendor who sells this core
will be of great help to me. The closest I could find was the Xilinx
Viterbi Core which looks like can accept 7 Parallel Inputs (But for
some reason, while customising the core in Core Generator Wizard, it
highlights only 2 of the 7 parallel inputs). Any thoughts on this also
will be sincerely appreciated.

Looking forward to your feedback.

Thanks,
Venkat.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Viterbi Decoders with 4x throughput Nitin Jain FPGA 0 03-05-2004 10:17 AM
adaptive viterbi decoder design sunil FPGA 0 02-04-2004 12:02 PM
help for Viterbi decoder design sunil FPGA 1 01-02-2004 06:23 PM


All times are GMT +1. The time now is 03:52 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved