FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-13-2003, 06:04 PM
Yttrium
Guest
 
Posts: n/a
Default VIRTEXII IO problem

Hey, i have this problem when i want to do the following thing:

I have this serial input (let's call it a) and i want to see the serial
input a through an IO provided on my evaluation board (let's call that pin
atest) and i did it like this

entity testmodule is
port(
a, clk: in std_logic;
b, atest: out std_logic
);
end testmodule;

architecture Behavioral of testmodule is

begin

-- the rest of the program to get a =>b

--with this process i want to feed the input a to and debug output atest
which it clocked on the clk (which is a lot
--faster than the serial clock so there should be no problem there
process(clk)
begin
if (clk'event and clk='1') then
atest<=a;
end if;
end process;

--OR can i just write the following;
atest<=a;

end Behavioral;

so i used a process to bring a => atest as a first method and then atest<=a
as a second method.
How come neither of these methods work??? did i miss something?

thanx in advance;

Yttrium



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
VirtexII-DPRAM not used srini Verilog 2 04-27-2006 03:37 PM
Re: About BRAM in VirtexII Avrum FPGA 0 07-08-2003 07:30 PM


All times are GMT +1. The time now is 01:06 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved