FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-06-2004, 09:26 AM
qudhs
Guest
 
Posts: n/a
Default Virtex2PV20 programming failed, DONE pin doesn't go HIGH

Hi!
I am using a Virtex2PV20, and one PPC core is used in my design.
I drag a PPC Jtag controller core into the design in order to debug my
SW code. however, I failed to program the device with the generated
bitstream. iMPACT reports the DONE pin doesn't go high. In Bitgen, Jtag
clock has been explicitly specified. I think the main reason of
programming failure is that some wrong options were selected in Bitgen
phase due to the fact that I am not familiar with how JTAG works. could
someone guide me how to work out the problem?
thank you!
BRs.
--yang

Reply With Quote
  #2 (permalink)  
Old 04-07-2004, 03:04 PM
Peter Ryser
Guest
 
Posts: n/a
Default Re: Virtex2PV20 programming failed, DONE pin doesn't go HIGH

You need to add both PPC in your device to JTAGPPC as documented on pg.
117ff in the "PowerPC 405 Processor Block Reference Guide".

- Peter


qudhs wrote:
> Hi!
> I am using a Virtex2PV20, and one PPC core is used in my design.
> I drag a PPC Jtag controller core into the design in order to debug my
> SW code. however, I failed to program the device with the generated
> bitstream. iMPACT reports the DONE pin doesn't go high. In Bitgen, Jtag
> clock has been explicitly specified. I think the main reason of
> programming failure is that some wrong options were selected in Bitgen
> phase due to the fact that I am not familiar with how JTAG works. could
> someone guide me how to work out the problem?
> thank you!
> BRs.
> --yang
>


Reply With Quote
  #3 (permalink)  
Old 04-09-2004, 08:38 PM
Matthew E Rosenthal
Guest
 
Posts: n/a
Default Re: Virtex2PV20 programming failed, DONE pin doesn't go HIGH

I think i am having the same problem. Can someone clarify these
instructions a little more on how to fix this issue.

Thanks

Matt

On Wed, 7 Apr 2004, Peter Ryser wrote:

> You need to add both PPC in your device to JTAGPPC as documented on pg.
> 117ff in the "PowerPC 405 Processor Block Reference Guide".
>
> - Peter
>
>
> qudhs wrote:
> > Hi!
> > I am using a Virtex2PV20, and one PPC core is used in my design.
> > I drag a PPC Jtag controller core into the design in order to debug my
> > SW code. however, I failed to program the device with the generated
> > bitstream. iMPACT reports the DONE pin doesn't go high. In Bitgen, Jtag
> > clock has been explicitly specified. I think the main reason of
> > programming failure is that some wrong options were selected in Bitgen
> > phase due to the fact that I am not familiar with how JTAG works. could
> > someone guide me how to work out the problem?
> > thank you!
> > BRs.
> > --yang
> >

>
>

Reply With Quote
  #4 (permalink)  
Old 04-09-2004, 11:29 PM
Peter Ryser
Guest
 
Posts: n/a
Default Re: Virtex2PV20 programming failed, DONE pin doesn't go HIGH

Matthew,

answer record 4582 provides some more information and even design
examples for different EDK versions. See
http://support.xilinx.com/xlnx/xil_a...tPagePath=4582

- Peter


Matthew E Rosenthal wrote:
> I think i am having the same problem. Can someone clarify these
> instructions a little more on how to fix this issue.
>
> Thanks
>
> Matt
>
> On Wed, 7 Apr 2004, Peter Ryser wrote:
>
>
>>You need to add both PPC in your device to JTAGPPC as documented on pg.
>>117ff in the "PowerPC 405 Processor Block Reference Guide".
>>
>>- Peter
>>
>>
>>qudhs wrote:
>>
>>>Hi!
>>>I am using a Virtex2PV20, and one PPC core is used in my design.
>>>I drag a PPC Jtag controller core into the design in order to debug my
>>>SW code. however, I failed to program the device with the generated
>>>bitstream. iMPACT reports the DONE pin doesn't go high. In Bitgen, Jtag
>>>clock has been explicitly specified. I think the main reason of
>>>programming failure is that some wrong options were selected in Bitgen
>>>phase due to the fact that I am not familiar with how JTAG works. could
>>>someone guide me how to work out the problem?
>>>thank you!
>>>BRs.
>>>--yang
>>>

>>
>>


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
iMPACT "Programming Failed" Joelle FPGA 4 04-06-2004 01:05 PM
Xilinx "Programming failed" message Patrick Robin FPGA 3 10-17-2003 10:29 PM


All times are GMT +1. The time now is 11:40 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved