FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-06-2003, 10:50 AM
Terrence Mak
Guest
 
Posts: n/a
Default Virtex2Pro--ppc405-FPGA communication

Hi,

I have successeuse config the virtex2Pro with a elf file and bit stream file
independently. But how to make the powerpc and the fpga logics work
together?

Can I use the BRAM as an interface between the FPGA and powerpc? It means
that I read data from the internal BRAM by the powerpc after the FPGA logics
stored value in BRAM.What's the function in the C library is relating to the
internal BRAM data retrieval?

For the FPGA design, I am using System Generator, can i specify the
interface or BUS (PLB) within the syste mgenerator environment, which is the
communication channel between the powerpc and FPGA? or there are other
approach to have SW/HW codesign by using system generator?

Many thanks!!

Terrence


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
FPGA - SRAM communication problem rootz Verilog 1 07-26-2005 06:34 PM
Xilinx PPC405 DCR Interface Robert Baumgartner FPGA 0 10-29-2003 02:59 PM


All times are GMT +1. The time now is 01:32 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved