FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-27-2003, 08:33 AM
Allan Herriman
Guest
 
Posts: n/a
Default Virtex2pro "Bufg Exclusivity"

Hi,

In the Virtex2pro user guide,
http://direct.xilinx.com/bvdocs/userguides/ug012.pdf
the section on "bufg exclusivity" (p69) says

"Each DCM has a restriction on the number of BUFGs it can drive on its
(top or bottom) edge. Pairs of buffers with shared dedicated routing
resources exist such that only one buffer from each dedicated pair can
be driven by a single DCM. The exclusive pairs for each edge are: 1:5,
2:6, 3:7, and 4:8."

BUFGs are actually numbered 0 to 7, so I assume the above should have
read "0:4, 1:5, 2:6 and 3:7."

Can someone from Xilinx please confirm that this is the case?

Thanks,
Allan.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
how to represent "inout" data type in testbenches in "verilog" linuxczar Verilog 2 03-21-2007 07:28 PM
Why do we need "check" "call" "misc" in PLI? Lee Verilog 1 05-17-2004 04:42 PM
Re: MapLib:93 - Illegal LOC on symbol "clk.PAD" (pad signal=clk) or BUFGP symbol "u1" (output signal=u1), IPAD-IBUFG should only be LOC'd to GCLKIOB site." Sandeep Kulkarni FPGA 0 07-02-2003 12:35 PM


All times are GMT +1. The time now is 11:11 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved