FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-26-2003, 07:52 AM
praveen
Guest
 
Posts: n/a
Default virtex2p power consumption

hi folks,

i am using virtex2p in my design , now i want to estimate
the total design power. Xilinx provides a spread sheet for power
calculation.what is the range of power consumption for good designs
which are working in the field which are using virtex2p device. and
what are the appropriate heat sinks to be provided if power
consumption is more.

could somebody help me out in this

rgds,
praveen
Reply With Quote
  #2 (permalink)  
Old 09-26-2003, 07:47 PM
Andy Peters
Guest
 
Posts: n/a
Default Re: virtex2p power consumption

[email protected] (praveen) wrote in message news:<[email protected] com>...
> hi folks,
>
> i am using virtex2p in my design , now i want to estimate
> the total design power. Xilinx provides a spread sheet for power
> calculation.what is the range of power consumption for good designs
> which are working in the field which are using virtex2p device. and
> what are the appropriate heat sinks to be provided if power
> consumption is more.
>
> could somebody help me out in this


I'm sure that if you were to call Xilinx, they're be more than happy to help you.

-a
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Power estimation with power compiler. whizkid Verilog 1 11-04-2004 09:06 PM


All times are GMT +1. The time now is 12:57 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved