 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
11-23-2005, 06:16 PM
|
|||
|
|||
virtex II global buffer
H
I need to use more than 8 global buffer in a virtex II design I know that VirtexII supports up to 16 Global Buffer divided in mor clock regions, but ISE PAR doesn't automatically divide project i two (or more) clock region and it uses only 8 global buffer. How ca I use the other global buffer 
|
|
11-23-2005, 06:40 PM
|
|||
|
|||
|
Re: virtex II global buffer
You need to manually instantiate BUFG or BUFGMUX operators. The tools
are not going to infer more than 8 because there is only 8 global clock connections. To use more than 8 you have to limit the connections on some of them to one quadrant of the chip. Use the -timing parameter on the mapper to place them or manually locate them yourself -- something you will likely have to do anyway. When you manually instantiate them make sure that some of them are only connected to objects in their quadrant of the chip.
|
 |
| Bookmarks |
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Global buffer feeding non clock pins in VIRTEX II | g. giachella | FPGA | 5 | 04-15-2005 03:59 AM |
| Disable Global Buffer | Aaron | FPGA | 1 | 11-28-2004 09:56 AM |
| Virtex2P: lock down DCM and Global buffer | John Black | FPGA | 1 | 11-12-2004 12:56 AM |
| What's the rule of instantiating the global buffer | bill | FPGA | 0 | 03-01-2004 04:09 AM |
All times are GMT +1. The time now is 06:18 PM.
