FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-03-2006, 12:56 PM
al99999
Guest
 
Posts: n/a
Default Virtex 4 LX25

Hi,

does anybody have a list of the unbonded iob's on the lx25?

Thanks,

Alastair

Reply With Quote
  #2 (permalink)  
Old 05-04-2006, 01:58 PM
Guest
 
Posts: n/a
Default Re: Virtex 4 LX25

ADEPT shows unbonded IOBs. You can copy and paste them to an editor or
export the list to Excel spreadsheet. It is availabe at

http://home.comcast.net/~jimwu88/tools/adept/

HTH,
Jim

Reply With Quote
  #3 (permalink)  
Old 05-05-2006, 12:03 PM
al99999
Guest
 
Posts: n/a
Default Re: Virtex 4 LX25

Thanks,

I;ve opened adept with the correct package/fpga. All the pins seem to
be physically connected, is there an option somewhere for viewing the
unbonded iob's?

Thanks a lot,

Alastair

Reply With Quote
  #4 (permalink)  
Old 05-05-2006, 01:42 PM
Guest
 
Posts: n/a
Default Re: Virtex 4 LX25

Not all device/package combinations have unbonded IOBs. Usually a big
device in a small package have unbonded IOBs. As an example, if you
open 4vlx25sf363 in ADEPT, it will displays all unbonded IOBs (UNB_XmYn
pins) in this package.

HTH,
Jim
http://home.comcast.net/~jimwu88/tools

Reply With Quote
  #5 (permalink)  
Old 05-05-2006, 02:56 PM
al99999
Guest
 
Posts: n/a
Default Re: Virtex 4 LX25

Ok thanks, so the 4vlx25ff668 doesn't have any?

Reply With Quote
  #6 (permalink)  
Old 05-05-2006, 03:26 PM
Peter Alfke
Guest
 
Posts: n/a
Default Re: Virtex 4 LX25

Look at the data sheet:
The family overview in table 1 tells you that the chip has 448 IO.
Table 2 then tells you that the SF363 package has 240 available IO,
and the FF668 package has all 448 IO brought out.

Peter Alfke, Xilinx

Reply With Quote
  #7 (permalink)  
Old 05-05-2006, 07:59 PM
al99999
Guest
 
Posts: n/a
Default Re: Virtex 4 LX25

Thanks for all your help.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
System Reset / GSR with Virtex 2 & Virtex 4 Rudolf Usselmann FPGA 4 05-24-2005 04:31 PM
Memec Virtex-4 LX25 LC Shakith FPGA 1 05-20-2005 10:32 AM
Chipscope and Virtex4 LX25 ES John Williams FPGA 1 03-23-2005 06:44 AM
Infiniband via RocketIOs (RocketIO, Rocket IO) on Virtex 2 (Virtex2, Virtex II, Virtex-II) Bruce FPGA 2 08-16-2004 04:26 AM


All times are GMT +1. The time now is 11:28 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved