FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-02-2005, 09:15 AM
kyeyk
Guest
 
Posts: n/a
Default Virtex 4 IDELAY implementation

Hi

I'm currently doing some tests on an ML461 board, using IDELAY t
shift in some DDR signals. I am shifting 80 signals in groups of 8
Unfortunately, some signals do not get shifted, i.e. some of th
IDELAY module do not seem to respond to INC & CE. I'm seeing thi
in chipscope. I have tried (1) instantiating a single IDELAYCTRL, the
let the tool replicate the rest and (2) instantiating all IDELAYCTR
and manually assigning them to the
appropriate regions. It didn't help.

Has anyone encountered such behaviour

I also found this on the xilinx website
http://www.xilinx.com/xlnx/xil_ans_d...tPagePath=2012

Does this mean that I have to invert the clock going into the IDELA
block

Thanks in advanc

Reply With Quote
  #2 (permalink)  
Old 12-04-2005, 08:02 PM
Jim Wu
Guest
 
Posts: n/a
Default Re: Virtex 4 IDELAY implementation

> I'm currently doing some tests on an ML461 board, using IDELAY to
> shift in some DDR signals. I am shifting 80 signals in groups of 8.
> Unfortunately, some signals do not get shifted, i.e. some of the
> IDELAY module do not seem to respond to INC & CE. I'm seeing this
> in chipscope. I have tried (1) instantiating a single IDELAYCTRL, then
> let the tool replicate the rest and (2) instantiating all IDELAYCTRL
> and manually assigning them to the
> appropriate regions. It didn't help.
>
> Has anyone encountered such behaviour?
>
> I also found this on the xilinx website:
>

http://www.xilinx.com/xlnx/xil_ans_d...PagePath=20125
>
> Does this mean that I have to invert the clock going into the IDELAY
> block?


This is one solution. The other solution is to constrain the design so that
the IDELAY control signals meet the half clock period timing.
Either way, you need to use separate timing contraints on the IDELAY control
signals so the timing analyzer will correctly analyze the timing on those
paths.

HTH,
Jim


Reply With Quote
  #3 (permalink)  
Old 12-07-2005, 09:15 AM
kyeyk
Guest
 
Posts: n/a
Default re:Virtex 4 IDELAY implementation

Hi Jim

Thanks for your suggestions. I tried inverting the clock and it no
works

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Infiniband via RocketIOs (RocketIO, Rocket IO) on Virtex 2 (Virtex2, Virtex II, Virtex-II) Bruce FPGA 2 08-16-2004 04:26 AM
SHARC 21062/21060 link port implementation on Virtex 2 FPGA Joji John FPGA 1 02-24-2004 03:46 PM
Re: SHARC 21062/21060 link port implementation on Virtex 2 FPGA Joji John FPGA 0 02-24-2004 02:22 PM


All times are GMT +1. The time now is 01:30 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved