FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   FPGA (http://www.fpgacentral.com/group/forumdisplay.php?f=14)
-   -   Virtex 4 IDELAY implementation (http://www.fpgacentral.com/group/showthread.php?t=56976)

kyeyk 12-02-2005 09:15 AM

Virtex 4 IDELAY implementation
 
Hi

I'm currently doing some tests on an ML461 board, using IDELAY t
shift in some DDR signals. I am shifting 80 signals in groups of 8
Unfortunately, some signals do not get shifted, i.e. some of th
IDELAY module do not seem to respond to INC & CE. I'm seeing thi
in chipscope. I have tried (1) instantiating a single IDELAYCTRL, the
let the tool replicate the rest and (2) instantiating all IDELAYCTR
and manually assigning them to the
appropriate regions. It didn't help.

Has anyone encountered such behaviour

I also found this on the xilinx website
http://www.xilinx.com/xlnx/xil_ans_d...tPagePath=2012

Does this mean that I have to invert the clock going into the IDELA
block

Thanks in advanc


Jim Wu 12-04-2005 08:02 PM

Re: Virtex 4 IDELAY implementation
 
> I'm currently doing some tests on an ML461 board, using IDELAY to
> shift in some DDR signals. I am shifting 80 signals in groups of 8.
> Unfortunately, some signals do not get shifted, i.e. some of the
> IDELAY module do not seem to respond to INC & CE. I'm seeing this
> in chipscope. I have tried (1) instantiating a single IDELAYCTRL, then
> let the tool replicate the rest and (2) instantiating all IDELAYCTRL
> and manually assigning them to the
> appropriate regions. It didn't help.
>
> Has anyone encountered such behaviour?
>
> I also found this on the xilinx website:
>

http://www.xilinx.com/xlnx/xil_ans_d...PagePath=20125
>
> Does this mean that I have to invert the clock going into the IDELAY
> block?


This is one solution. The other solution is to constrain the design so that
the IDELAY control signals meet the half clock period timing.
Either way, you need to use separate timing contraints on the IDELAY control
signals so the timing analyzer will correctly analyze the timing on those
paths.

HTH,
Jim



kyeyk 12-07-2005 09:15 AM

re:Virtex 4 IDELAY implementation
 
Hi Jim

Thanks for your suggestions. I tried inverting the clock and it no
works



All times are GMT +1. The time now is 03:53 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved