FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-13-2006, 03:00 PM
Vivek Menon
Guest
 
Posts: n/a
Default Virtex-4 FX12: Mini module board from avnet

Hi, I am using the virtx-4 mini module board from Avnet to implement some designs. Howeever I am not able to compile the reference design available along with the design on Xilinx EDK 7.1i. I had an error with the opb_ddr version. I found the answe on Xilinx site and corrected the version. Inspite of that, I have an error in the system.ucf file: Applying constraints in "system.ucf" to the design... ERROR:NgdBuild:756 - Line 27 in 'system.ucf': Could not find net(s) 'ddr_sdram_32mx16/ddr_sdram_32mx16/DDR_CTRL_I/ddr_dqs_rst<*>' in the design. To suppress this error specify the correct net name or remove the constraint. ERROR:NgdBuild:756 - Line 28 in 'system.ucf': Could not find net(s) 'ddr_sdram_32mx16/ddr_sdram_32mx16/DDR_CTRL_I/ddr_dqs_setrst<*>' in the design. To suppress this error specify the correct net name or remove the constraint. ERROR:Parsers:11 - Encountered unrecognized constraint while parsing. ERROR:NgdBuild:19 - Errors found while parsing constraint file "system.ucf".

Has anyone else had a similar problem?? Does anyone have a solution?? Thanks, Vivek
Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
linux on memec fx12 mini-module? Anonymous FPGA 2 03-26-2006 11:39 PM
Virtex-4FX Mini Module TEMAC examples Marco T. FPGA 8 03-02-2006 03:34 PM
Avnet Xilinx Virtex-II Pro Development Board Mindroad FPGA 3 12-06-2004 10:20 PM
Avnet Xilinx Virtex II Development Board - getting started mintchoco FPGA 3 10-08-2003 06:02 AM


All times are GMT +1. The time now is 11:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved