FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-03-2006, 10:25 AM
mailmekaran
Guest
 
Posts: n/a
Default VHDL code For Floating point adder and Multiplier

Dear all, I am implementing FLOATING point FIR filter with LATTICE
structure.
For this project i want 32bit Floating Point ADDER and
MULTIPLIER in VHDL.
Please tell me how and from where i can get the VHDL code for the
same.
THAKING YOU ALL.

Shivkaran Ravidas

Reply With Quote
  #2 (permalink)  
Old 06-03-2006, 08:51 PM
Rene Tschaggelar
Guest
 
Posts: n/a
Default Re: VHDL code For Floating point adder and Multiplier

mailmekaran wrote:

> Dear all, I am implementing FLOATING point FIR filter with LATTICE
> structure.
> For this project i want 32bit Floating Point ADDER and
> MULTIPLIER in VHDL.
> Please tell me how and from where i can get the VHDL code for the
> same.


What is the gain in floating point in a FIR ?

Rene
--
Ing.Buero R.Tschaggelar - http://www.ibrtses.com
& commercial newsgroups - http://www.talkto.net
Reply With Quote
  #3 (permalink)  
Old 06-04-2006, 06:28 AM
Guest
 
Posts: n/a
Default Re: VHDL code For Floating point adder and Multiplier

mailmekaran wrote:
> Dear all, I am implementing FLOATING point FIR filter with LATTICE
> structure.
> For this project i want 32bit Floating Point ADDER and
> MULTIPLIER in VHDL.
> Please tell me how and from where i can get the VHDL code for the
> same.
> THAKING YOU ALL.
>
> Shivkaran Ravidas


Not to sound rude or anything, but you have a gmail address; try a
google search.

I found two synthesizable packages on the 1st page of hits.

Reply With Quote
  #4 (permalink)  
Old 06-05-2006, 01:15 AM
Ray Andraka
Guest
 
Posts: n/a
Default Re: VHDL code For Floating point adder and Multiplier

mailmekaran wrote:
> Dear all, I am implementing FLOATING point FIR filter with LATTICE
> structure.
> For this project i want 32bit Floating Point ADDER and
> MULTIPLIER in VHDL.
> Please tell me how and from where i can get the VHDL code for the
> same.
> THAKING YOU ALL.
>
> Shivkaran Ravidas
>


Why?

Consider that the floating point add nas to denormalize one of the
addends in order to be able to sum the two values. In other words, all
the addends in the sum have to have the same weighting, which is
indicated in floating point by the exponent. You gain very little by
attempting to do the filter with floating point arithmetic, and what you
do gain comes at a very high cost.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Verilog code help for Floating Point Unit [email protected] Verilog 1 12-03-2007 07:56 PM
floating point adder and multiplier mmt1 Verilog 1 01-31-2006 07:17 PM
floating point adder and multiplexer mmt1 Verilog 0 01-31-2006 10:13 AM
Performing floating point in VHDL Parag FPGA 1 11-09-2004 03:16 AM
FPGA Floating Point Multiplier Design Paul N. FPGA 4 09-01-2004 04:01 PM


All times are GMT +1. The time now is 02:56 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved