FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-31-2005, 05:07 AM
Vaughn Betz
Posts: n/a
Default Version 5.0 of Quartus University Interface Program (for researchers & graduate students) Released

Version 5.0 of QUIP is now on the web. If you're researching FPGA CAD,
architecture or applications, or you're teaching a graduate-level CAD
course, the hooks into the Quartus CAD system described here are likely of
interest. See
to download.

Major new features in this release are:

- Detailed device documentation for the Stratix II and Cyclone II
architectures, enabling researchers to write CAD tools targeting these
- Ability to write blif files out of Quartus, enabling the use of Quartus as
an RTL front-end to get HDL benchmarks to academic synthesis tools (see
- A set of benchmark circuits, including several containing over 30,000 LEs,
some with DSP blocks, and many with memory (see
- A description of how to set the Quartus optimization goals and measure the
relevant parameters so that you can fairly and accurately compare an
academic CAD tool to Quartus (see documents/quip_benchmarking.pdf).

Feel free to contact me if you have any questions or suggestions, or if you
have benchmark circuits to contribute to the FPGA research community.


Vaughn Betz
[v b e t z (at) altera.com]

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Program or Interface through ports of module newbie Verilog 1 05-16-2007 11:16 AM
ANN: Zeus Version 3.95 Editor Released Jussi Jumppanen Verilog 0 08-08-2005 03:45 PM
FPGA CAD researchers: documentation, APIs, file formats & tutorials for academics to interface to Quartus Vaughn Betz FPGA 1 01-13-2004 12:22 AM
Verilog FAQ version 10.03 released [email protected] Verilog 0 09-30-2003 07:56 PM

All times are GMT +1. The time now is 03:07 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved