FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-12-2004, 08:23 AM
Sean Durkin
Guest
 
Posts: n/a
Default V2P7 Partial reconfiguration, FATAL_ERROR in par

Hi *,

I'm trying to do a module-based partial reconfiguration flow on a
Virtex2Pro (xc2vp7) according to xapp290 (I'm using ISE6.1i w/SP3).

Par always fails in the final assembly phase with this error message:

"FATAL_ERROR:Guide:basgitaskphyspr.c:255:1.28.20.2 :137 - Guide
encountered a Logic0 or Logic1 signal GLOBAL_LOGIC1_156 that does not
have a driver or load within the module boundary. This problem may be
caused by having a constant driving the input from outside the module
boundary or because a driver or load comp did not meet the par-guiding
criteria."

When I open the .ncd fo the placed and routed module in FPGAEditor and
look at GLOBAL_LOGIC1_156, it's directly connected to a VCC site that is
definitely WITHIN the module boundary, as is the entire signal and all
components it is connected to.

Has anyone else encountered this? I could find nothing about this on
Xilinx's website, and the error message itself is not particularly
helpful. If a "driver or load comp did not meet the par-guiding
criteria", how can I find out WHICH component is responsible, and what
can I do about it?

cu,
Sean

--
Sean Durkin
Fraunhofer Institute for Integrated Circuits (IIS)
Am Wolfsmantel 33, 91058 Erlangen, Germany
http://www.iis.fraunhofer.de

mailto:[email protected]
([23 , 42] <=> [durkinsn , fraunhofer])
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Partial Reconfiguration ram FPGA 4 10-16-2003 09:18 PM
Partial Reconfiguration, ISE 6.1 Christian Haase FPGA 2 09-29-2003 01:01 PM


All times are GMT +1. The time now is 10:31 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved