FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Using xilinx XAUI core in Ethernet design. What is the exact frameformat pass through XAUI?

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

03-13-2008, 03:23 AM

[email protected]

Guest

Posts: n/a

Using xilinx XAUI core in Ethernet design. What is the exact frameformat pass through XAUI?

We use xilinx xaui core in our Ethernet design, we choose XGMII as our
internal interface. And now, I am confused. I found that the data
between START(0xfb) andTERMINATE(0xfd) will all be transmit through
XAUI. So, if we use xaui core in Ethernet design, do we need to
transmit preamble, sfd and FCS? Now, I think may be we need preamble
and sfd to meet XGMII standard, but what about FCS. In 802.3ae
chapter46, it said CRC is done by RS.Please help me to make sure frame
format, Thank you!

Bookmarks

« infer block ram with mismatched port width | Could I develop a new gui using java based on the script language ofChipScope? »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
what is the difference between system side XAUI and line side XAUI?	[email protected]	FPGA	0	12-29-2007 07:11 AM
Xilinx PCIe endpoint core minimalistic design	[email protected]	FPGA	2	07-25-2007 05:05 PM
Why I cannot use the XAUI core(generated by xilinx)	[email protected]	FPGA	2	04-10-2007 04:50 PM
Xilinx Virtex-4 Embedded Ethernet Wrapper IP Core - HELP with UCF	[email protected]	FPGA	5	03-27-2007 10:19 PM
PPC cores and XAUI core on Xilinx Virtex-II Pro 20	Huzaifa Ginwalla	FPGA	0	10-08-2004 07:17 PM

All times are GMT +1. The time now is 11:57 AM.