FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-09-2006, 02:00 PM
Posts: n/a
Default Using vector condition at transition in StateCAD


I'm trying to use statecad to build a state machine diagram. There is a
vector condition for changing from one state to another. For example
IF A = "1010" THEN
next_sreg <= ...

It seems that StateCAD doesn't recognise A= "1010" directly. Could you
please tell me how to realize it?



Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Transition Coverage in SV Shenli Verilog 1 06-26-2007 10:16 AM
Xilinx ISE & StateCad [email protected] FPGA 1 01-23-2006 08:20 PM
StateCAD 7.1i is broken? Bob Perlman FPGA 1 05-31-2005 07:43 PM
Need StateCAD 4.11! mmock FPGA 10 10-10-2004 05:51 AM
StateCad, IO vector question. J.W. Holloway FPGA 0 09-02-2004 10:41 PM

All times are GMT +1. The time now is 09:43 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved