FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-18-2003, 06:52 AM
Dan DeConinck
Guest
 
Posts: n/a
Default using multilinx from ISE to download a bit file

I have ISE 5.2 on winXP and I have a multilinx download cable.

I am trying to download a bit file via the multilinx cable.

With earlier tools ( 3.x ) I would just start the Hardware debuuger and
select File open to import the bit file. I would then select download.

BUT

With ISE there is no hardware debugger that I can see.

I searched the HELP Index under Multilinx , Download , Hardware debugger and
came up empty.

The user interface of ISE looks organized and clean but the methodology is a
mystry to me. Just how do I get the ISE tool to import my bit file and send
it to the multilinx cable ?

Thanks Dan


Reply With Quote
  #2 (permalink)  
Old 11-18-2003, 11:32 AM
Sean Durkin
Guest
 
Posts: n/a
Default Re: using multilinx from ISE to download a bit file

Dan DeConinck wrote:
> I am trying to download a bit file via the multilinx cable.
> [... snip ...]
> The user interface of ISE looks organized and clean but the methodology is a
> mystry to me. Just how do I get the ISE tool to import my bit file and send
> it to the multilinx cable ?

You can use iMPACT for that (Start -> Programs -> Xilinx ISE 5 ->
Accessories -> iMPACT). It usually auto-detects any cables hooked up to
your PC and all the FPGA and PROM devices connected to it. It then
prompts you for the bit file(s) to program into each device.

In ISE Project Navigator, it's started when you double click on
"Configure Devices (iMPACT)" in the "Generate Programming File" process
on the bottom.

You can also run iMPACT in batch mode, which might be more comfortable.
See the "iMPACT User Guide" (Xilinx ISE 5 -> Documentation -> Online
Software Manuals Index -> iMPACT User Guide) for details.

--
Sean Durkin
Fraunhofer Institute for Integrated Circuits (IIS)
Am Wolfsmantel 33, 91058 Erlangen, Germany

mailto:[email protected]
([23 , 42] <=> [durkinsn , fraunhofer])

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Verilog 2001 File I/O: read large file? Davy Verilog 15 04-07-2006 04:03 AM
Multilinx, where do I get 3.3V power? Francis Verilog 1 11-10-2005 04:27 AM
ispLSI-2064 -- how to decompile jedec file to ldf file? Qiang He FPGA 0 11-07-2003 05:08 AM


All times are GMT +1. The time now is 12:31 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved