FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-15-2006, 06:29 PM
jasonal
Guest
 
Posts: n/a
Default uClinux on MicroBlaze: Can't ping now

Hi everyone,

I've followed the instructions from John Williams and Jason Wu, and
finally got uClinux-kernel booted on my Spartan-3E-Starter-Kit
(http://www.xilinx.com/xlnx/xebiz/des...W-SPAR3E-SK-US).

However, there's no boot message on the terminal, I got just a login
prompt when the kernel started:
uclinux-auto login:

Anyway, the kernel still works.
Then I tried to test the networking and followed the instructions here
(http://www.itee.uq.edu.au/~jwilliams...etworking.html).

There's no problem to ping it self. But I can't ping my PC, which is
connected to the Eva-Board using crossover cable. There's even no ARP
packets received.
It seems that the RX- and TX-pins are not connected to the FPGA. Did I
miss something?

Any help is appreciated.

Qichen

PS:
The auto-config.in is generated by EDK Libgen (8.1 sp2) and directly
copied to
uClinux-dist/linux-2.4.x/arch/microblaze/platform/uclinux-auto/

The eth0 settings are as follows:
# ifconfig eth0
eth0 Link encap:Ethernet HWaddr 00:00:C0:A3:E5:44
inet addr:192.168.1.4 Bcast:192.168.1.255
Mask:255.255.255.0
UP BROADCAST RUNNING MTU:1500 Metric:1
RX packeckts:0 errors:0 dropped:0 overruns:0 frame:0
TX packeckts:54 errors:0 dropped:0 overruns:0 carrier:0
collisions:0 txqueuelen:1000
Interrupt:2

The section of opb_ethernet in the system.mhs is as follows:

BEGIN opb_ethernet
PARAMETER INSTANCE = Ethernet_MAC
PARAMETER HW_VER = 1.04.a
PARAMETER C_DMA_PRESENT = 1
PARAMETER C_IPIF_RDFIFO_DEPTH = 32768
PARAMETER C_IPIF_WRFIFO_DEPTH = 32768
PARAMETER C_OPB_CLK_PERIOD_PS = 20000
PARAMETER C_BASEADDR = 0x40c00000
PARAMETER C_HIGHADDR = 0x40c0ffff
BUS_INTERFACE SOPB = mb_opb
PORT OPB_Clk = sys_clk_s
PORT PHY_tx_clk = fpga_0_Ethernet_MAC_PHY_tx_clk
PORT PHY_rx_clk = fpga_0_Ethernet_MAC_PHY_rx_clk
PORT PHY_crs = fpga_0_Ethernet_MAC_PHY_crs
PORT PHY_dv = fpga_0_Ethernet_MAC_PHY_dv
PORT PHY_rx_data = fpga_0_Ethernet_MAC_PHY_rx_data
PORT PHY_col = fpga_0_Ethernet_MAC_PHY_col
PORT PHY_rx_er = fpga_0_Ethernet_MAC_PHY_rx_er
PORT PHY_tx_en = fpga_0_Ethernet_MAC_PHY_tx_en
PORT PHY_tx_data = fpga_0_Ethernet_MAC_PHY_tx_data
PORT PHY_Mii_clk = fpga_0_Ethernet_MAC_PHY_Mii_clk
PORT PHY_Mii_data = fpga_0_Ethernet_MAC_PHY_Mii_data
PORT IP2INTC_Irpt = Ethernet_MAC_IP2INTC_Irpt
END

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Microblaze 4.0 with uClinux is ok or not? Antti Lukats FPGA 4 06-10-2005 06:33 PM
MicroBlaze Platform simulator is available (can run uCLinux!) Antti Lukats FPGA 0 10-12-2004 03:00 AM
uClinux on MicroBlaze George Smith FPGA 2 07-06-2004 01:14 AM
Microblaze & ucLinux for XSV800 Josan FPGA 1 11-03-2003 02:25 AM


All times are GMT +1. The time now is 03:23 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved