FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-27-2007, 02:52 PM
nagaraj
Guest
 
Posts: n/a
Default total equivalent gate count

Hello all,

The ISE map report gives out a figure under the heading total
equivalent gate count...
So can anybody help me in understanding what exactly it means?How can
we relate it to the ASIC gate count of the same design?

Regards,
Nagaraj

Reply With Quote
  #2 (permalink)  
Old 10-27-2007, 05:48 PM
austin
Guest
 
Posts: n/a
Default Re: total equivalent gate count

Nagaraj,

I would use it as a relative indication.

At one time, "gate count" referred to the number of 2-input NAND or NOR
functions required. This was (roughly) an ASIC-like measure of complexity.

However, FPGA devices have ways of implementing a function which do not
"convert" well to ASIC gates, hence, I would not use the "gate count" to
estimate what an equivalent ASIC would take, but rather to estimate how
to compare one design in the same FPGA arhitecture with another.

If you wish to check for ASIC gates, I would synthesize the same VHDL,
or verilog, with an ASIC standard cell library in order to find how many
"gates" an ASIC version of the same design would really take.

Austin
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
ISE and total equivalent gate count Simon Heinzle FPGA 3 06-05-2007 03:55 PM
Gate Count and Power... [email protected] Verilog 3 11-17-2004 12:48 PM
Calculate the count of gate??? Lee Verilog 3 07-28-2004 08:07 AM
Gate Count vs Logic Element (LE) Jasmine Hau FPGA 4 07-26-2004 01:11 PM
equivalent verilog gate level netlists? kris Verilog 2 01-29-2004 07:48 AM


All times are GMT +1. The time now is 01:37 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved