FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-19-2009, 05:12 AM
timinganalyzer
Guest
 
Posts: n/a
Default TimingAnalyzer -- Build Timing Diagrams directly from VHDL orVerilog

Hi All,

The latest version of the program is beta version 0.945. Python
scripting, improved GUI zooming, and logic function simulations have
been the focus in the 0.94X series

An application note on the website shows how to automatically generate
timing diagrams directly from vhdl. Using file I/O from VHDL or any
RTL, you output text files that are python scripts that the
TimingAnalyzer executes to build timing diagrams from simulations.
One use is automatically generating 100s of timing of timing diagrams
from simulations for documentation purposes.

Also, I hope you know that the program is now freeWare so this is not
a marketing or sales message but just a message to keep others in our
business informed about new features. As always, user feedback is
welcome and your opinions and suggestions are shaping the look and
feel of the program.

You can see a list of all the changes at
http://www.timing-diagrams.com/dokuw...hp?id=download

Thank you,
Dan Fabrizio
www.timing-diagrams.com

Reply With Quote
  #2 (permalink)  
Old 11-19-2009, 04:05 PM
Gabor
Guest
 
Posts: n/a
Default Re: TimingAnalyzer -- Build Timing Diagrams directly from VHDL orVerilog

On Nov 18, 11:12*pm, timinganalyzer <[email protected]> wrote:
> Hi All,
>
> The latest version of the program is beta version 0.945. *Python
> scripting, *improved GUI zooming, and logic function simulations have
> been the focus in the 0.94X series
>
> An application note on the website shows how to automatically generate
> timing diagrams directly from vhdl. Using file I/O from VHDL or any
> RTL, *you output text files that are python scripts that the
> TimingAnalyzer executes to build timing diagrams from simulations.
> One use is automatically generating 100s of timing of timing diagrams
> from simulations for documentation purposes.
>
> Also, *I hope you know that the program is now freeWare so this is not
> a marketing or sales message but just a message to keep others in our
> business informed about new features. *As always, *user feedback is
> welcome and your opinions and suggestions are shaping the look and
> feel of the program.
>
> You can see a list of all the changes athttp://www.timing-diagrams.com/dokuwiki/doku.php?id=download
>
> Thank you,
> Dan Fabriziowww.timing-diagrams.com


Very cool. Please give another post when the Verilog example is
available.

Regards,
Gabor
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
ANNOUNCE: Draw timing diagrams with TimingAnalyzer beta0.84 --new version timinganalyzer DSP 0 06-23-2008 02:36 PM
ANNOUNCE:-- TimingAnalyzer Free Version -- Draw timing diagrams timinganalyzer FPGA 38 06-21-2008 12:43 PM
ANNOUNCE:-- TimingAnalyzer Free Version -- Draw timing diagrams timinganalyzer DSP 38 06-21-2008 12:43 PM
ANNOUNCE:-- TimingAnalyzer Free Version -- Draw timing diagrams timinganalyzer VHDL 18 06-06-2008 07:39 PM
ANNOUNCE:-- TimingAnalyzer Free Version -- Draw timing diagrams timinganalyzer Verilog 18 06-06-2008 07:39 PM


All times are GMT +1. The time now is 01:23 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved