FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-22-2003, 05:08 PM
WIlfredo Falcón
Guest
 
Posts: n/a
Default Timing analysis

Hello,
In which reports of time can I see the maximum frequency or haw can I to calculate it?. I am working with ISE 5.1i and for the synthesis I use xst.

Thanks,
Falcón.
Reply With Quote
  #2 (permalink)  
Old 10-24-2003, 12:20 AM
Anil Khanna
Guest
 
Posts: n/a
Default Re: Timing analysis


"WIlfredo Falcón" <[email protected]> wrote in message news:[email protected]
Hello,
In which reports of time can I see the maximum frequency or haw can I to calculate it?. I am working with ISE 5.1i and for the synthesis I use xst.
Thanks,
Falcón.

Choose the "text based post-place and route timing report".

This reports the minimum period and the max freq.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Newbie questions re timing analysis Jules Verilog 2 10-16-2006 04:44 PM
Timing analysis for latch-based design in Design Compiler. [email protected] Verilog 1 12-02-2005 04:06 AM
Stating Timing Analysis - Timing-Critical Paths & False Paths Chloe Verilog 5 05-09-2005 07:13 PM


All times are GMT +1. The time now is 10:09 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved