FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-04-2008, 10:02 AM
Posts: n/a
Default Which terms include the setup time and hold time in Xilinx ISE timinganalysis?

Hello, All,

As I understand it, ISE Timing Analyzer does setup time analysis for
PERIOD, OFFSET IN and OFFSET OUT constraints as follows:

slack = (requirement - (data path - clock path skew + uncertainty))

slack = (requirement - (data path - clock path - clock arrival +

slack = (requirement - (clock arrival + clock path + data path +

Q1: My impression is that "setup time" is included in the "data
Is this correct? If yes, where is this documented?

Q2: Which term includes "hold time" in the analysis?
If yes, where is this documented? If no, why?


Carl Horton
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Measuring setup and hold time in Lab Ved FPGA 9 11-26-2007 09:08 PM
FF setup and hold time. himassk FPGA 2 05-07-2007 06:19 PM
SETUP & HOLD time confusion M. Hamed FPGA 11 04-18-2007 12:35 AM
measure setup and hold time axr0284 FPGA 6 01-12-2007 01:08 PM
setup-hold time problems [email protected] FPGA 5 03-03-2005 07:46 AM

All times are GMT +1. The time now is 03:48 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved