FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-22-2006, 03:34 AM
Davy
Guest
 
Posts: n/a
Default Tcl used in Modelsim?

Hi all,

I am new to Modelsim and always use GUI to do all the work.

I heard that we can use Tcl to control Modelsim to compile and run a
batch of work, is there any example available?

BTW, I use Verilog.

Any suggestions will be appreciated!
Davy

Reply With Quote
  #2 (permalink)  
Old 04-22-2006, 10:34 AM
Hans
Guest
 
Posts: n/a
Default Re: Tcl used in Modelsim?

Yes, look in the user manual and command reference :-)

Simple batch file:

vlib work
vlog design.v
vsim -c work.design_testbench -do "run -all; quit"

You can use Tcl in Modelsim PE, and TCL/TK in SE/Questa. You can still use
TK in PE but you need to write a standalone TK GUI and use files/sockets to
communicate.

Hans.
www.ht-lab.com

"Davy" <[email protected]> wrote in message
news:[email protected] oups.com...
> Hi all,
>
> I am new to Modelsim and always use GUI to do all the work.
>
> I heard that we can use Tcl to control Modelsim to compile and run a
> batch of work, is there any example available?
>
> BTW, I use Verilog.
>
> Any suggestions will be appreciated!
> Davy
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
<OT> ModelSim Help <OT> KellyB Verilog 5 08-26-2008 04:16 AM
Xi ISE 7.1 ModelSim Brad Smallridge FPGA 0 10-27-2005 01:59 AM
modelsim [email protected] FPGA 0 09-19-2005 09:52 AM
ModelSim Brad Smallridge FPGA 1 11-17-2004 09:32 AM
ModelSim Brad Smallridge FPGA 9 10-19-2004 02:23 AM


All times are GMT +1. The time now is 07:40 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved