FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-30-2003, 03:50 PM
RobertP
Guest
 
Posts: n/a
Default TAP controller state vs PROG pin

I know that for Virtex, Virtex-E, and Spartan-II devices, TAP controller
is held in reset state when PROG pin is low. This results that JTAG
chain cannot be used then.
This was not the case for older devices (Spartan).
Anybody knows how what's the situation in newer devices (I'm
particularly curious about Virtex II )?
Thanks.

--
Robert

Reply With Quote
  #2 (permalink)  
Old 10-30-2003, 05:23 PM
Chen Wei Tseng
Guest
 
Posts: n/a
Default Re: TAP controller state vs PROG pin

Robert,

V2/2Pro TAP state doesn't get reset with the pulsing of the PROG pin.
Please clock in 5 '1's on TMS to ensure the TAP state is properly reset.

Regards, Wei

RobertP wrote:
> I know that for Virtex, Virtex-E, and Spartan-II devices, TAP controller
> is held in reset state when PROG pin is low. This results that JTAG
> chain cannot be used then.
> This was not the case for older devices (Spartan).
> Anybody knows how what's the situation in newer devices (I'm
> particularly curious about Virtex II )?
> Thanks.
>
> --
> Robert
>


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 08:33 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved