FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   FPGA (http://www.fpgacentral.com/group/forumdisplay.php?f=14)
-   -   SystemC Implementation (http://www.fpgacentral.com/group/showthread.php?t=50751)

Holger 11-13-2003 11:53 AM

SystemC Implementation
Hi people, can anybody help me?
I want to implement a clock process in a modul to generate a
independent testbench. My gain is to translate the systemc-code to
vhdl and simulate the projekt in vhdl. It is possible to implement
sc_clock outside sc_main(), but i can not use the parameters for
example sc_clock clk("Clk",20 ,0.5,2,true).

Have anybody a similar problem and have you found a solution?


All times are GMT +1. The time now is 08:54 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved