"mk" <kal*@dspia.*comdelete> wrote in message
news:
[email protected]...
> On Sun, 16 Apr 2006 00:19:22 GMT, "Ron Baker, Pluralitas!"
> <[email protected]> wrote:
>
>>What is the general view on the usefulness/value
>>of systemc?
>>I very familiar with Verilog and used to be
>>very familiar with VHDL.
>>Systemc seems to be lower level where you
>>are almost writing the simuator. That would
>>appear to give more flexibility and abstraction.
>>But after you've completed the systemc design
>>it appears you have to rewrite it in a language
>>that can be synthesized in order to actually
>>make a chip.
>>Any comments?
>
> I am not sure why you say systemc is lower level.
You raise an interesting point. Systemc is basically
an extension of c++. C++ is a software language
and not even a high level software language per
the traditional description. (C has been described
as 'portable assembler'.) When one writes in
Systemc much of what one is writing are things that
I recognize as being internal to traditional simulators
such as Modelsim and nc-verilog.
In those senses SystemC is low level.
Being low level like that it is less constrained
and allows more abstract/behavioral coding.
Abstract/behavioral coding can be considered
high level.
> I have the opposite
> impression. Also there are systemc synthesizers.
Interesting. Can you name some?
I asked the prof about that and he gave no
indication that there were such.
I can imagine that there would be synthesizers
for SystemC but I would expect they would
be distinctly limited in the range of possible contructs
that can be synthesized.
> It's also quite a bit
> faster to simulate.
Interesting. In my minimal experience so far
it seems slower to compile but faster
to run. And now that I think about it, run time
is more critical.
> As someone who writes C++ models using a
> self-developed fixed-point class library, I welcome systemc.
Interesting.
Another thought that comes to mind is regarding
graphical debugging tools. With a traditional
HDL and simulator one can probe and graphically display
internal signals. I haven't seen that capability with
SystemC. What I've seen so far is like the earliest
crude HDL simulators that only had text based output.
If you've got a complete, working, self-checking testbench
that's just fine. All it has to do is print 'Pass' or 'Fail'.
But in order to produce a testbench a graphical display
of internal signals is essential.
--
rb