FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
System with multiple buses

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

02-23-2006, 02:23 PM

Marco T.

Guest

Posts: n/a

System with multiple buses

Hallo,
I would realize a microcontroller based on powerpc.
It will be connected to bus plb at 100MHZ.
If I use plb2opb_bridge, may I connect a opb_bus at 50 MHz?

Many Thanks
Marco

Bookmarks

« DDR2 Memory Design: Layout, timing | virtex 4 »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Arrays of buses	Mark Brehob	Verilog	4	02-23-2007 02:48 PM
multiple call to system task vs single call and call back	kk	Verilog	0	11-11-2005 09:23 AM
Multiple constructors in System verilog	Ashish Dobhal	Verilog	2	07-05-2005 10:53 PM
VHDL: Different direction buses	arkaitz	FPGA	3	12-09-2003 10:16 AM

All times are GMT +1. The time now is 11:40 AM.