FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
System Generator problem with XtremeDSP

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

10-22-2004, 09:47 PM

Tonny

Guest

Posts: n/a

System Generator problem with XtremeDSP

Hello,

I want know if it is possible co-simulate with hardware-in-loop the
xtremedsp kit II, if I use ADC and DAC.

Always that I try genarate, the program make error.

Tonny

Bookmarks

« Xilinx translate error : Cannot find signal "clk" | add/sub 2:1 mux and ena in a single LE (Cyclone) »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
System Generator.	Nirav Shah	FPGA	2	10-01-2004 08:44 PM
Xilinx System Generator problem: ERROR:NgdBuild:604	Yttrium	FPGA	1	06-11-2004 06:43 PM
System Generator HDL co-simulatin problem	Oleg	FPGA	4	04-16-2004 04:21 AM

All times are GMT +1. The time now is 12:35 PM.