FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
System Generator: does it support high-level programming?

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

02-08-2005, 08:08 AM

Alan

Guest

Posts: n/a

System Generator: does it support high-level programming?

Hi,

I am wondering if anyone know a way to translate MATLAB code to VHDL
code using System Generator. I know that the MCode block supports a
limited set of MATLAB instructions only (therefore I cannot use it for
complex operations), and Blackbox block requires VHDL codes itself. How
about s-function? Since s-function accepts C codes, is there any way to
have System Generator to generate HDL codes using s-function, therefore
providing support to high-level programming language? Or is there
another method that translates high-level language codes into HDL using
System Generator?

Thanks in advance.

Bookmarks

« problem with xilinx platform studio 6.2i | Xilinx Virtex2p configuration »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
High level modeling with SystemVerilog	[email protected]	Verilog	5	06-15-2007 05:57 PM
level converter for high frequencies	Stefan Oedenkoven	FPGA	3	10-12-2004 07:58 PM
Programming using .pof File and In-system Programming	Drew	FPGA	1	09-02-2004 01:22 PM
Response to [email protected] on high level simulation	joe	FPGA	0	01-03-2004 10:47 PM

All times are GMT +1. The time now is 12:46 PM.