FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
System Generator

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

04-27-2006, 07:12 PM

Fizzy

Guest

Posts: n/a

System Generator

Does any buddy knows what are the steps to bring a system generator
model in to VHDL top level module. I have a simple logic implemented in
system generator and i use NGC netlist to create netlist and Vhdl code
fo that model. Now i i would have a top level model how can i bring
sysgen model in it. I know a little that i have to instantiate it in
top level but any one can give me any example...

Thanks

Bookmarks

« UCF-mode for Emacs | Xilinx PCI 64/32 bits IP »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
DSP Builder @ System Generator	[email protected]	FPGA	1	03-15-2006 10:28 AM
System Generator	Chintan Trehan	FPGA	0	06-20-2005 11:12 PM
System Generator.	Nirav Shah	FPGA	2	10-01-2004 08:44 PM

All times are GMT +1. The time now is 12:41 PM.