FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
System ACE generation

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

11-10-2007, 01:28 AM

[email protected]

Guest

Posts: n/a

System ACE generation

Hi,
I am trying to generate system ACE file in EDK 9.1 . I am trying to
combine bitstream
with zImage.elf which is used to boot Monta vist linux in XUP
board.
I am using the following command to generate it.
"xmd -tcl genace.tcl -opt genace.opt"
I was able to generate it with out any error in EDK 8.1.
Can Any one suggest some solution?
Thank you,
Ajith

Bookmarks

« Bitslip function in the V5 GTP Transmitter | SystemACE generation »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
BD file generation	fazulu deen	FPGA	0	07-18-2007 11:19 AM
using system ACE for generic app data storage - file system intelligencerequired?	Jeff Cunningham	FPGA	1	03-13-2007 06:47 PM
Clock generation	[email protected]	FPGA	16	01-05-2006 02:20 PM
packet generation	[email protected]	Verilog	1	07-28-2005 07:41 PM
Verilog Generation	Combinational Logic	Verilog	2	05-28-2005 08:46 AM

All times are GMT +1. The time now is 11:53 AM.