FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-28-2007, 06:04 PM
Guest
 
Posts: n/a
Default System ACE debug

I am not able to load the bit file from the compact flash card to V5.
It goes through the system ACE asic. We also have path to load the
bit file from Xilinx JTAG connector to V5 - This path works but the
one through SystemACE is not working. How to solve this? I am using
same bit files in both places.

Thanks.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
using system ACE for generic app data storage - file system intelligencerequired? Jeff Cunningham FPGA 1 03-13-2007 07:47 PM
debug application in sdram (microblaze system) Frank van Eijkelenburg FPGA 3 02-12-2004 07:54 PM
debug with opb mdm for microblaze system Frank van Eijkelenburg FPGA 2 02-12-2004 03:57 AM


All times are GMT +1. The time now is 05:06 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved