FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-19-2007, 06:40 PM
Kuo
Guest
 
Posts: n/a
Default synthesis translate_off

Does anyone if "//synthesis translate_off" in Xilinx is also honored by
ASIC synthesis tool (Design compiler) ?

Thanks
Reply With Quote
  #2 (permalink)  
Old 06-19-2007, 11:56 PM
Tim (one of many)
Guest
 
Posts: n/a
Default Re: synthesis translate_off

Kuo wrote:
> Does anyone if "//synthesis translate_off" in Xilinx is also honored by
> ASIC synthesis tool (Design compiler) ?
>
> Thanks


"synopsys translate_off" is, AFAIK, the original.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
SVA synthesis CS student Verilog 4 04-27-2007 05:52 PM
synthesis Mike Verilog 2 02-06-2005 04:24 AM
XST synthesis B. Joshua Rosen FPGA 6 08-23-2004 03:10 AM
Compilation relation between `ifdef and //synthesis translate_off Kelvin FPGA 0 07-01-2004 10:42 AM
Compilation relation between `ifdef and //synthesis translate_off Kelvin Verilog 0 07-01-2004 10:41 AM


All times are GMT +1. The time now is 10:48 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved