FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-14-2007, 12:41 AM
Guest
 
Posts: n/a
Default Synthesis-place&route performance test.

I would like to find out how well different system setups performs
when it comes to Synthesis, Place & Route with Xilinx ISE tools. I
would like you to synth/place/route the source package below. And then
reply with:
cpu type, cpu frequency,
ram type, ram size,
motherboard vendor/model,
operating system (uname -a),
total time used.

File: http://filewebhosting.com/download.p...nimig1.tar.bz2

Tested on linux Xilinx ISE 8.1i.
If you run any linux compatible system it's just to download and type:
bzip2 -dc Minimig1.tar.bz2 | tar -xvpf -
cd Minimig1
time make ; uname -a

The makefile might work in win32 enviroment (or use the gui).
Even obsolete systems is of interest. To get more data on which
factors that makes a performance difference.

Reply With Quote
  #2 (permalink)  
Old 11-14-2007, 09:32 AM
Jan Pech
Guest
 
Posts: n/a
Default Re: Synthesis-place&route performance test.

On Tue, 2007-11-13 at 16:41 -0800, [email protected] wrote:
> I would like to find out how well different system setups performs
> when it comes to Synthesis, Place & Route with Xilinx ISE tools. I
> would like you to synth/place/route the source package below. And then
> reply with:
> cpu type, cpu frequency,
> ram type, ram size,
> motherboard vendor/model,
> operating system (uname -a),
> total time used.
>
> File: http://filewebhosting.com/download.p...nimig1.tar.bz2
>
> Tested on linux Xilinx ISE 8.1i.
> If you run any linux compatible system it's just to download and type:
> bzip2 -dc Minimig1.tar.bz2 | tar -xvpf -
> cd Minimig1
> time make ; uname -a
>
> The makefile might work in win32 enviroment (or use the gui).
> Even obsolete systems is of interest. To get more data on which
> factors that makes a performance difference.
>


CPU: Intel Core2 Duo E6850, 3.00GHz
RAM: 4GB DDR2, 800MHz
MB: GigaByte GA-P35-DS4 (Intel P35 + ICH9R)
OS: Fedora 7, 2.6.23.1-21.fc7, x86_64

$ time make
real 3m46.928s
user 3m36.843s
sys 0m1.245s


Jan


Reply With Quote
  #3 (permalink)  
Old 11-14-2007, 12:15 PM
Andreas Hofmann
Guest
 
Posts: n/a
Default Re: Synthesis-place&route performance test.

I saw runtime differences up to 1 minute when I implement the design
multiple times. Each implementation was run on a freshly unpacked
project directory. Maybe this is due to your design not meeting timing.

CPU: Intel Core2 Duo E6600, 2.40GHz
RAM: 2GB DDR2, 667MHz
MB: ASRock ConRoe 945G-DVI(Intel 945G + ICH7)
OS: Ubuntu 7.10, 2.6.22-14-generic, i686

ISE 9.1.03i (design did not meet timing)
real 5m33.115s
user 5m31.925s
sys 0m1.080s

real 4m25.734s
user 4m24.641s
sys 0m1.004s
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Synthesis-Place-Route benchmark for i386-32bit [email protected] Verilog 1 02-18-2008 06:45 AM
multithreaded Synthesis and Place and route... Finally! wallge FPGA 1 10-13-2006 03:56 PM
Selecting FPGA synthesis, place and route and simulation tools [email protected] FPGA 7 06-14-2005 09:51 PM
What is role of place & route tools in synthesis in vhdl.& HOW THE AREA & time constrain are specifiesd in XIlinx or modelsim software? BANSAL DHAN RAJ FPGA 0 10-15-2004 08:44 PM
get net name after place and route, ISE Matthew E Rosenthal FPGA 0 08-12-2004 01:04 AM


All times are GMT +1. The time now is 07:21 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved