FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-06-2007, 02:00 PM
Guest
 
Posts: n/a
Default Synplify .sdc file

Hi,

Is it possible to define clocks in the .sdc file of a design, while
those clocks only appear in a peripheral or a core, i.e., clocks not
in the top level of the design.

Thanks,
-J
Reply With Quote
  #2 (permalink)  
Old 12-07-2007, 03:42 PM
kkoorndyk
Guest
 
Posts: n/a
Default Re: Synplify .sdc file

On Dec 6, 9:00 am, [email protected] wrote:
> Hi,
>
> Is it possible to define clocks in the .sdc file of a design, while
> those clocks only appear in a peripheral or a core, i.e., clocks not
> in the top level of the design.
>
> Thanks,
> -J


Yes. This is how I have defined an internal clock:

define_clock -name {ntherclock} -freq 100.0000 -clockgroup
otherclock_clkgroup


Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Verilog 2001 File I/O: read large file? Davy Verilog 15 04-07-2006 03:03 AM
How to get *.mcs file containing both *.bit and *.elf file, to port linux on my memec virtex-ii board. beomseok,lee FPGA 2 06-04-2005 03:33 PM
File I/O with Synplify Andrew Whyte FPGA 5 04-05-2005 11:11 PM
is there a way to convert ALTERA MAXPLUS GDF file to LATTICE file? Wenhui Pan FPGA 0 09-14-2004 08:14 AM


All times are GMT +1. The time now is 12:15 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved