FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-15-2004, 08:41 PM
Geoffrey Wall
Guest
 
Posts: n/a
Default storing convolution coeeff's Xilinx V2 8000


I would like to store several hundred convolution coefficients for a real
time computer vision core using Xilinx's V2 8000 series FPGA.
does anyone know the best way to do this? How many logic cells / block RAM
does storing many constant coeff's take? Is there anyway to estimate the
number of LC/BRAM needed to store, say X coeff's. Would it be better to
store the coeff's in some off chip memory (like SRAM)?
Also is there a way to import these coefficients into the VHDL using some
kind of automated process (i suppose i could write a text parser in C to
import all the coefficients into the VHDL before synthesis, but maybe there
is a tool to do this kind of thing)? To have to type out several hundred
numbers every time I wished to change the filter is ridiculous...


thanks
--
Geoffrey Wall
Masters Student in Electrical/Computer Engineering
Florida State University, FAMU/FSU College of Engineering
[email protected]
Cell Phone:
850.339.4157

ECE Machine Intelligence Lab
http://www.eng.fsu.edu/mil
MIL Office Phone:
850.410.6145

Center for Applied Vision and Imaging Science
http://cavis.fsu.edu/
CAVIS Office Phone:
850.645.2257


Reply With Quote
  #2 (permalink)  
Old 12-15-2004, 09:12 PM
Hal Murray
Guest
 
Posts: n/a
Default Re: storing convolution coeeff's Xilinx V2 8000


>I would like to store several hundred convolution coefficients for a real
>time computer vision core using Xilinx's V2 8000 series FPGA.
>does anyone know the best way to do this? How many logic cells / block RAM
>does storing many constant coeff's take? Is there anyway to estimate the
>number of LC/BRAM needed to store, say X coeff's. Would it be better to
>store the coeff's in some off chip memory (like SRAM)?


If you have enough RAM on chip, that's the obvious simple way
to do it. Should be easy to figure out how much you need.
Just compute how many bits you need and round up the width
to fit an integer number of chips. Round up more if your
size isn't a power of two and such.

>Also is there a way to import these coefficients into the VHDL using some
>kind of automated process (i suppose i could write a text parser in C to
>import all the coefficients into the VHDL before synthesis, but maybe there
>is a tool to do this kind of thing)? To have to type out several hundred
>numbers every time I wished to change the filter is ridiculous...


search for data2bram



--
The suespammers.org mail server is located in California. So are all my
other mailboxes. Please do not send unsolicited bulk e-mail or unsolicited
commercial e-mail to my suespammers.org address or any of my other addresses.
These are my opinions, not necessarily my employer's. I hate spam.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Convolution encoder ~~ VerilogMan ~~ Verilog 2 11-22-2004 07:01 AM


All times are GMT +1. The time now is 12:33 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved