FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-18-2006, 02:45 PM
jajo
Guest
 
Posts: n/a
Default Static Timing Analysis vs Dinamic Timing Analysis

Hi!,

Could anybody explain me these concepts and their differences?. And
what is done in foundation ISE tool of xilinx?.

Thanx

Jajo

Reply With Quote
  #2 (permalink)  
Old 11-19-2006, 03:17 AM
Matthew Hicks
Guest
 
Posts: n/a
Default Re: Static Timing Analysis vs Dinamic Timing Analysis

One is static and the other is dynamic ... pretty simple. Everyone uses the
static version because of its properties versus dynamic static analysis.
For information about the properties of both look in your textbook.

---Matthew Hicks


"jajo" <[email protected]> wrote in message
news:[email protected] ups.com...
> Hi!,
>
> Could anybody explain me these concepts and their differences?. And
> what is done in foundation ISE tool of xilinx?.
>
> Thanx
>
> Jajo
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
DDR SDRAM static timing analysis [email protected] FPGA 1 10-13-2006 06:24 PM
Jitter and Static Timing Analysis Jeremy Stringer FPGA 2 02-22-2005 12:51 AM
Spartan-3 Static Timing Analysis with Voltage/Temperature Pro-rating Jeremy Stringer FPGA 0 02-02-2005 09:59 PM
Static Timing Analysis Chris FPGA 0 07-30-2004 03:40 PM
Timing analysis WIlfredo Falcón FPGA 1 10-24-2003 12:20 AM


All times are GMT +1. The time now is 09:28 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved