FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-28-2003, 06:07 AM
Hendra Gunawan
Guest
 
Posts: n/a
Default Static 1 and 0 Hazards

Hi,
I am trying to understand the technique of eliminating static 1 and 0
Hazards with the K-map method. I understand how to eliminate static 1 hazard
with the K-map method, but how do I know wether eliminating static 1 hazard
will also eliminate static 0 hazard?
Thanks!

Hendra


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Delta time updates and race hazards Simon Southwell Verilog 1 01-27-2006 06:30 PM


All times are GMT +1. The time now is 10:50 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved