FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-29-2006, 12:48 AM
Guest
 
Posts: n/a
Default state machine

I have a code which has 3 state machines .The code works fine. But if I
add any other hardware to the design like adder and enable the adder
through a signal in the the state machine then the code doesnt work.
Should I use buffer for all the the enable signals before giving it to
the state machines?
What could be the problem?
thanks,
D

Reply With Quote
  #2 (permalink)  
Old 09-29-2006, 10:38 AM
KJ
Guest
 
Posts: n/a
Default Re: state machine

<[email protected]> wrote in message
news:[email protected] oups.com...
>I have a code which has 3 state machines .The code works fine.

I'm assuming "works fine" probably means in simulation and not necessarily
on a real board but not sure.

> But if I
> add any other hardware to the design like adder and enable the adder
> through a signal in the the state machine then the code doesnt work.
> Should I use buffer for all the the enable signals before giving it to
> the state machines?

No.

> What could be the problem?

Not a clue. Just a tip, you'll get a better response from this newsgroup on
this type of question if you post code and state more explicitly just what
exactly you mean by "doesn't work" and "works fine".

KJ


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to print a state flow graph for a state machine using Xilinx ISE or ModelSim Weng Tianxiang FPGA 3 07-25-2006 02:19 PM
state machine and i2c embyembu FPGA 1 02-22-2006 02:52 PM
Monolithic state machine or structured state machine? vax,3900 FPGA 6 05-12-2004 02:06 AM


All times are GMT +1. The time now is 03:06 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved